It seems that you're in Germany. We have a dedicated site for Germany. Through a steady stream of experimental research, tool-building efforts, and theoretical studies, the design of an instruction-set architecture, once considered an art, has been transformed into one of the most quantitative branches of computer technology. At the same time, better understanding of various forms of concurrency, from standard pipelining to massive parallelism, and invention of architectural structures to support a reasonably efficient and user-friendly programming model for such systems, has allowed hardware performance to continue its exponential growth. This trend is expected to continue in the near future.
|Published (Last):||7 February 2011|
|PDF File Size:||19.52 Mb|
|ePub File Size:||2.1 Mb|
|Price:||Free* [*Free Regsitration Required]|
The system can't perform the operation now. Try again later. Citations per year. Duplicate citations. The following articles are merged in Scholar. Their combined citations are counted only for the first article. Merged citations. This "Cited by" count includes citations to the following articles in Scholar. Add co-authors Co-authors.
Upload PDF. Follow this author. New articles by this author. New citations to this author. New articles related to this author's research.
Email address for updates. My profile My library Metrics Alerts. Sign in. Get my own profile Cited by View all All Since Citations h-index 33 15 iindex University of California, Santa Barbara.
Verified email at ece. Articles Cited by. Title Sort Sort by citations Sort by year Sort by title. IEEE transactions on reliability 43 4 , , IEEE Transactions on computers 37 11 , , Information Processing Letters 97 3 , , Journal of Parallel and Distributed Computing 65 11 , , Articles 1—20 Show more.
Help Privacy Terms. Computer arithmetic B Parhami Oxford university press 20 00 , Fault-tolerant reversible circuits B Parhami fortieth asilomar conference on signals, systems and computers, , Generalized signed-digit number systems: a unifying framework for redundant number representations B Parhami IEEE Transactions on Computers 39 1 , , Swapped interconnection networks: Topological, performance, and robustness attributes B Parhami Journal of Parallel and Distributed Computing 65 11 , , Defect, fault, error, Parallel counters for signed binary signals B Parhami Signals, Systems and Computers, ,
Introduction to Parallel Processing
Goodreads helps you keep track of books you want to read. Want to Read saving…. Want to Read Currently Reading Read. Other editions. Enlarge cover.
Introduction to Parallel Processing : Algorithms and Architectures
The system can't perform the operation now. Try again later. Citations per year. Duplicate citations.