We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you! Published by Marian Hall Modified over 4 years ago.
|Published (Last):||19 August 2015|
|PDF File Size:||3.19 Mb|
|ePub File Size:||11.96 Mb|
|Price:||Free* [*Free Regsitration Required]|
Originally introduced in the mids, the architecture is an enhancement of the Freescale 68HC Programs written for the HC11 are usually compatible with the HC12, which has a few extra instructions. Unlike the 68HC11 the processor has 16bit internal data paths. The 68HC12 adds to and replaces a small number of 68HC11 instructions with new forms that are closer to the processor. More significantly it changes the instruction encodings to be far more dense and adds many like indexing features, some with even more flexibility.
It offloads work from the S12X core by handling interrupts only and does not run a background loop. The registers share addresses, but the flash and RAM appear at different addresses between the cores. See the datasheet for more details. From Wikipedia, the free encyclopedia. Motorola-Freescale-NXP processors and microcontrollers.
HCS12 ARCHITECTURE Razvan Bogdan Embedded Systems.